John Vourvoulakis
Papers
5
Total Citations
76
H-Index
4
About
John Vourvoulakis is a researcher specializing in FPGA-based hardware acceleration, computer vision, and robotic vision systems. His work sits at the intersection of reconfigurable computing and real-time image processing, with a particular focus on implementing computationally intensive algorithms efficiently on programmable hardware platforms. Vourvoulakis is best known for his contributions to accelerating foundational computer vision algorithms. His most cited work, a fully pipelined FPGA architecture for real-time SIFT feature extraction (2015, 34 citations), addressed one of the field's longstanding computational bottlenecks by enabling high-speed feature detection suitable for embedded and robotic applications. Building on this, he developed an FPGA-based SIFT matcher combined with the RANSAC algorithm for robotic vision (2017, 21 citations), creating a cohesive hardware pipeline for robust image matching in real-world conditions. His research on accelerating the RANSAC algorithm (2016, 13 citations) further demonstrated his commitment to making iterative, resource-heavy algorithms viable for real-time deployment. Earlier work from 2012 established his approach of achieving high performance with minimal hardware resources using reconfigurable platforms. Collectively, his publications reflect a sustained effort to democratize high-performance vision systems, making them accessible, low-cost, and practically deployable in robotics and automation contexts.
Research Focus
Key Achievements
Top Papers
- 1Fully pipelined FPGA-based architecture for real-time SIFT extraction34 citations · 2015
- 2
- 3Acceleration of RANSAC algorithm for images with affine transformation13 citations · 2016
- 4
- 5