Home /Research /FPGA Implementation of Closed-loop Control System for Small-sized RoboCup
OTHER

FPGA Implementation of Closed-loop Control System for Small-sized RoboCup

Chirot Charitkhuan, Janjai Bhuripanyo, Rerngwut Choomuang

Year
2006
Citations
4

Abstract

In the small version of the RoboCup competition, some hardware designers utilize off-the-shelf controller such as: LM629 etc. to setup a PID control loop for each individual motor on the wheel. The drawback of such approach is the unbalanced synchronization of the controllers because the programmer has to send a series of command bytes to each controller individually one by one. This creates a time lag of at approximately 12+ muS for each controller setup. The time lag for such controllers varies depending on the number of controllers involved with the move. For a typical 4-wheels robot, such the time lag can vary up to 3 setup times lag (36+ muS) between the setup of the 1st to the setup of the 4th motor. The purpose of this paper is to use the proposed field programmable gate array (FPGA) implementation to eliminate such problem

Keywords

Field-programmable gate arraySynchronization (alternating current)Controller (irrigation)Computer scienceProgrammerPID controllerLagDC motorControl systemRobot

Related papers

Browse all OTHER papers