Home /Research /Low power CMOS adaptive electronic central pattern generator design
OTHER

Low power CMOS adaptive electronic central pattern generator design

Young Jun Lee, Jihyun Lee, Yong-Bin Kim, Joseph Ayers

Year
2005
Citations
4

Abstract

In this paper, low power VLSI implementation of adaptive analog controller for autonomous robot is presented using standard CMOS process with 2V supply voltage. Electronic neuron and synapse circuit are developed based on Hindmarsh-Rose neuron model and first order synapse model. In order to achieve low power consumption, CMOS subthreshold circuit techniques are used. The power consumption is 4.8 mW and die size is 2mm by 2mm. Simulation results demonstrate that the proposed design is viable for adaptive analog controller for autonomous robots.

Keywords

CMOSSubthreshold conductionComputer scienceVery-large-scale integrationLow-power electronicsController (irrigation)Electronic engineeringPower (physics)TransistorVoltage

Related papers

Browse all OTHER papers