首页 /研究 /A CMOS vision chip with SIMD processing element array for 1 ms image processing
OTHER

A CMOS vision chip with SIMD processing element array for 1 ms image processing

Masatoshi Ishikawa, K. Ogawa, Takashi Komuro, Idaku Ishii

发表年份
2003
引用次数
116

摘要

Conventional image processing systems use a video signal as a transmission signal between an image sensor and image processor. The video rate, however, is not fast enough for some applications such as visual feedback for robot control, automobiles, gesture recognition for human interfaces, high speed visual inspection, microscope image processing, and so on. For such applications, the video signal, which is a time-multiplexed signal of pixel data using scanning circuits, is a bottleneck of conventional image processing systems. The key to the realization of high speed and flexible image processing beyond the video signal rate is to remove the bottleneck of data transfer and implement general purpose functionality. In other words, a fully parallel architecture with generality of processing should be adopted instead of scanning circuits. This CMOS vision chip has massively parallel processing elements integrated with photodetectors. These chips have a SIMD massively parallel processing architecture with each processing element (PE) connected to a photodetector (PD) without scanning circuits.

关键词

SIMDComputer scienceImage processingSignal processingParallel processingMassively parallelComputer hardwareBottleneckImage sensorFrame rate

相关论文

查看 OTHER 分类全部论文