Home /Research /Analysis and Construction of Hardware Accelerators for Calculating the Shortest Path in Real-Time Robot Route Planning
OTHER

Analysis and Construction of Hardware Accelerators for Calculating the Shortest Path in Real-Time Robot Route Planning

Linton Esteves, Wagner Luiz Alves de Oliveira, Paulo César Machado de Abreu Farias

Year
2024
Citations
2
Access
Open access

Abstract

This study introduces an optimization approach for calculating the shortest path in mobile robot route planning. The proposed solution targets real-time processing requirements by offering a high-performance alternative. This is achieved by embedding in the dedicated hardware an architecture which emphasizes parallelism. Through improvements in parallel exploration techniques, our solution aims to present not only a boost in performance but also a dynamic adaptation to graph changes, accommodating randomly occurring edge insertions or deletions as environmental conditions fluctuate. We present the developed architecture alongside its results. Our method efficiently updates obstacle matrices, resulting in a remarkable 120-fold improvement for 1024-node graphs. When utilizing a cost-effective device like the Cyclone IV E, it achieves approximately 12 times the performance of software applications.

Keywords

Computer scienceMotion planningShortest path problemEmbeddingObstacleArchitectureNode (physics)Enhanced Data Rates for GSM EvolutionAdaptation (eye)Graph

Related papers

Browse all OTHER papers