Home /Research /High-voltage driving circuit with on-chip ESD protection in CMOS technology
OTHER

High-voltage driving circuit with on-chip ESD protection in CMOS technology

Chun‐Yu Lin, Yan-Lian Chiu

Year
2017
Citations
3

Abstract

A high-voltage / high-power driving circuit for the applicatrions such as a motor controller in robot is presented in this work. The driving circuit is further equipped with a novel electrostatic discharge (ESD) protection design to enhance its reliability. A 3×V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">DD</sub> -tolerant driving circuit with on-chip ESD protection is demonstrated using a 0.18 μm CMOS process with Vdd of 3.3V. The ESD robustness can be improved without the use of any additional ESD protection device or layout area. Furthermore, this design technique can be used for an n×V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">DD</sub> -tolerant driving circuit with improved ESD robustness.

Keywords

Electrostatic dischargeRobustness (evolution)CMOSChipVoltageComputer scienceElectrical engineeringCircuit designIntegrated circuitIntegrated circuit design

Related papers

Browse all OTHER papers