Home /Research /A robust and real-time DNN-based multi-baseline stereo accelerator in FPGAs
OTHER

A robust and real-time DNN-based multi-baseline stereo accelerator in FPGAs

Yu Zhang, Yi Zheng, Yehua Ling, Haitao Meng, Gang Chen

Year
2023
Citations
3

Keywords

Computer scienceArtificial intelligenceStereo cameraComputer visionRobustness (evolution)Stereo camerasField-programmable gate arrayStereopsisHardware accelerationBaseline (sea)

Related papers

Browse all OTHER papers