Home /Research /High performance DSP/FPGA controller for implementation of HIT/DLR dexterous robot hand
HRI

High performance DSP/FPGA controller for implementation of HIT/DLR dexterous robot hand

Ping He, Ming Jin, Linjie Yang, R. Wei, Yabo Liu, Hegao Cai, Haoliang Liu, Nikolaus Seitz, J. Butterfaß, G. Hirzinger

Year
2004
Citations
25

Abstract

The paper presents hardware and software architectures of the HIT/DLR Hand. The hand has four identical fingers and an extra degree of freedom (d.o.f) for the palm. In each finger, there is a re-configurable Field Programmable Gate Array (FPGA) for data acquisition, Brushless DC (BLDC) motor control and communication with the palm's FPGA by Point-to-Point Serial Communication (PPSeCo). The kernel of the hardware system is a PCI-based high speed floating-point Digital Signal Processor (DSP) for data processing, and an FPGA for high speed (up to 25 Mbps) real-time serial communication with the palm's FPGA. In order to achieve high modularity and reliability of the hand, a fully mechatronic integration and analog signals in-situ digitalization philosophy are implemented to minimize the dimension, number of the cables (5 cables including power supply) and protect data communication from outside disturbances. Furthermore, according to the hardware architecture of the hand, a hierarchical software architecture has been established to perform all data processing and control of the hand. The software structure provides basic Application Programming Interface (API) functions and skills to access all hardware resources for data acquisition, computation and teleoperation.

Keywords

Field-programmable gate arrayComputer scienceComputer hardwareEmbedded systemInterface (matter)Digital signal processingSoftwareCoprocessorController (irrigation)Serial communication

Related papers

Browse all HRI papers